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Abstract— Interleaving PWM waveforms is a proven method to 
reduce ripple in dc-dc converters.  The present work explores 
interleaving for three-phase motor drives.  Fourier analysis 
shows that interleaving the carriers in conventional uniform 
PWM significantly reduces the common-mode voltage.  New 
DSP hardware supports interleaving directly with changes to 
just two registers at setup time, so no additional computation 
time is needed during operation.  The common-mode voltage 
reduction ranges from 36% at full modulation to 67% when 
idling with zero modulation.  Third harmonic injection slightly 
reduces the advantage (to 26% at full modulation).  However, 
the maximum RMS common-mode voltage is still less than 20% 
of the bus voltage under all conditions.  Low-voltage 
experimental results support the findings. 
I. INTRODUCTION 
Modern digital signal processors (DSPs), such as a Texas 
Instruments TMS320F28335, provide new flexibility in 
pulsewidth modulation (PWM) signal generation.  
Specifically, different phases of the PWM generator may have 
its own time base, delayed relative to the others or even at a 
different frequency.  This feature was added to support power 
topologies such as one of the phase-shift zero-voltage-
switching topologies discussed in [1], multi-phase dc-dc 
converters, or even multiple independent dc-dc converters 
with different switching frequencies.  If motor control is 
implemented in an FPGA or other programmable device, 
similar capabilities are possible.  The present work will show 
that interleaving the carriers also provides an advantage in a 
conventional three-phase motor drive. 
Many motor drives use uniformly sampled PWM.  All 
three phases use the same carrier, a triangle wave with 
frequency fc.  The modulating functions for the three phases, 
m1(t), m2(t), and m3(t), are sampled at either fc (symmetric 
PWM) or 2fc (asymmetric PWM) to determine the duty ratios 
of each phase.  Alternative formulations are based on space 
vector modulation (SVM) [2].  In SVM, the desired voltage 
vector is sampled at either fc or 2fc, and then available voltage 
vectors are chosen to construct the desired voltage vector.  
There are extra degrees of freedom in the basic formulation of 
SVM that are used to achieve a variety of goals, including 
reduced common-mode voltage, in alternative SVM 
formulations.  According to [3], many of these alternatives are 
impractical, and all of them include some extra computational 
effort. 
Several schemes have been proposed where the PWM 
frequency is randomized [4, 5] in order to minimize sidebands 
and harmonics. Such a technique was shown to improve 
frequency spectrum characteristics of a motor drive at a cost 
of higher processing overhead. First, the PWM module has to 
be reconfigured on a cycle-by-cycle basis. Second, the drive 
control scheme needs to be modified to accommodate the 
randomness in PWM frequency [4, 5]. Moreover, the 
theoretical analysis lacks a hard guarantee of signal quality 
(that is, presence of harmonics in frequency spectrum). In 
contrast, the proposed scheme has low overhead since the 
phase shift is set only once using the new ePWM hardware, a 
mathematical frequency spectrum analysis is presented to 
guarantee high signal quality, and the motor control algorithm 
does not need to be modified. 
The present work focuses on uniformly sampled sine-
triangle PWM, rather than SVM, with interleaved carriers to 
achieve reduced common-mode voltage.  If the carrier waves 
are interleaved instead of synchronized, the common-mode 
voltage may be reduced by as much as 67%.  This 
improvement is achieved with a single three-phase inverter, 
whereas other interleaving techniques [6, 7] require multiple 
three-phase inverters in parallel.  Since the digital hardware is 
already available, this reduction comes with no extra 
computational penalty, whereas the SVM variants and random 
PWM both require significant calculations.  The following 
sections show Fourier analysis and simulations.  Two cases 
are considered, namely, asymmetric uniform PWM with 
sinusoidal modulation and symmetric uniform PWM with 
third harmonic injection.  Experimental results for a low-
voltage inverter agree well with the conclusions. 
II. FOURIER ANALYSIS OF ASYMMETRIC UNIFORM PWM 
The common approach to PWM harmonic analysis is two-
dimensional Fourier analysis [8-13].  In conventional Fourier 
analysis, a periodic function F(t) is decomposed into 
frequency components by integrating the product of F(t) and 
complex exponentials.  The difficulty with PWM is 
This work was supported by ITW Military GSE and the National Science 
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formulating F(t).  In two-dimensional Fourier analysis, the 
two dimensions map time t into the period of the carrier 
( )2 c cx f t tπ ω= =  and the period of the modulating function 
( )2 o oy f t tπ ω= = .  The conventional integral is replaced by a 
double integral over the two dimensions to find coefficients 
for a Fourier representation of the general form 
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where Amn, Bmn are amplitudes of harmonics m (of the 
switching frequency) and n (of the modulating frequency). 
The sine component can be canceled (Bmn=0 for all values of 
m, n) by choosing proper angle references.  Also, some special 
conditions may apply when either m or n equal zero.  The 
advantage of the two-dimensional approach is that F(t) is 
reduced to a pair of limits of integration, rather than a 
complicated time-varying square wave. 
The present objective is to determine the common-mode 
voltage V0(t) when the motor drive three-phase output voltages 
are V1(t), V2(t), and V3(t).  From Kirchhoff’s voltage law, 
 ( )0 1 2 313V V V V= + +  (2) 
Following the notation of [10], each phase voltage is either 
0 or Vdc at any given time, where Vdc is the magnitude of the 
source.  The common-mode voltage V0 may take four values: 
0, 3
dcV , 2 3
dcV , or Vdc.  Previous methods to reduce 
common-mode voltage [3] eliminated the options of 0 and Vdc.  
With interleaved carriers, all four voltages are possible, but a 
simulation, such as Fig. 1, shows that V0 is usually either 
3
dcV  or 2 3
dcV .  From the simulated result, one would 
expect that the rms value of V0 would be much smaller than in 
a conventional PWM process.  The derivation to follow will 
verify this expectation and quantify the advantage for a given 
operating point. 
The results of [10] for asymmetric uniform PWM with 
single sine wave modulation can be adapted easily with a 
coordinate transformation, where x and y are offset by some 
angle (e.g., cx tω φ= + ).  Table 1 shows the modulating 
function (a single-frequency sinusoid) and carrier wave offsets 
for all three phases.  The Fourier representations of V1-V3 are 
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Fig. 1.  Simulated common-mode voltage (normalized) for a 
three-phase inverter, 60 Hz output, 2 kHz switching, 
modulation depth 0.8: (a) conventional carrier, (b) interleaved 
carriers. 




(radians on ωc 
scale) 
Modulating Function 
1 0 ( )cos oM tω  
2 2 3π+  ( )2cos 3oM t πω +  
3 2 3π−  ( )2cos 3oM t πω −  
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All three phases have the same magnitude, but vary in 
phase.  If the carriers are not interleaved, then Eqs. (4)-(5) 
have phase offsets of only 2 3
nπ  inside the double 
summation.  The common-mode voltage may be found by 








































The dc term is an artifact of the way voltages are defined.  
The second summation is for the case where m = 0.  From the 
definition of Amn in (6), ( )m n+  must be odd for the result to 
be non-zero.  Because of the phase delays, ( )m n+  must also 
be a multiple of 3 for the terms in the double summation to be 
non-zero.  By way of contrast, in conventional PWM, n must 
be a multiple of 3 for the result to be non-zero, regardless of 
the value of m. 
The rms value of the common-mode voltage may be found 
from the square root of the sum of the squares of the 
coefficients to the cosine terms.  The dc term is discarded, as it 
is simply an artifact of the voltage definitions.  In the 
following equations, V0rms is the rms value of the common-
mode voltage with interleaving and V0nonrms is the rms value of 


























































Fig. 2 shows the rms common-mode voltage for both 
conventional PWM and interleaved PWM as modulation 
depth M varies, with the following parameters: fo = 60 Hz, 
fc = 2 kHz, Vdc = 1 (to normalize).  With interleaving, the 
common-mode voltage is relatively constant regardless of 
modulation depth.  When 0M = , the common-mode voltages 
are 0.2297 when interleaved and 0.7016 with conventional 
modulation, a reduction of 67.26%.  When 1M = , the 
common-mode voltages are 0.2299 when interleaved and 
0.3596 with conventional modulation, a reduction of 36.07%. 
III. FOURIER ANALYSIS OF SYMMETRIC UNIFORM PWM 
WITH THIRD HARMONIC INJECTION 
The analysis of symmetric uniform PWM with third 
harmonic injection is significantly more complex than the 
above analysis of asymmetric uniform PWM with a single 
sine wave modulating function.  Two problems quickly 
emerge. The modulating function is more complex, leading to 
four times as many terms in the summation.  Also, more 
harmonics are non-zero due to the sampling algorithm.  
Closed-form results, while possible, are more difficult to 
achieve.  Fortunately, numerical integration is possible and 
provides useful results. 
 
Fig. 2.  RMS common-mode voltage as modulation depth 
varies for both conventional (non-interleaved) PWM and 
interleaved PWM.  Conventional and symmetric interleaved 
curves include third harmonic injection, whereas the 
asymmetric interleaved curve does not. 
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The conventional double Fourier integral that is used to 
analyze PWM systems is evaluated first over the switching 
period, and then over the modulating period.  The inner 
integral, evaluated over the switching period, can be 
performed easily.  Unfortunately, terms of the generic form 
cosj ye λ emerge and must be integrated over y.  Closed-form 
solutions may be obtained from a Bessel function expansion 
of these terms.  In the present work, numerical integration is 
used instead. 
For symmetric uniform PWM with modulating function of 
the form 
 ( ) ( )1 1 cos cos3
2
m M Aθ θ θ= + +  (10) 
the coefficients to the Fourier summations (3)-(5) may be 
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 (11) 
The result inside the braces should be real.  However, due to 
numerical inaccuracies, there may be an imaginary part that 
must be discarded.  Most applications of this sort use 16  
third harmonic injection, that is, 6
MA = − , to achieve the 
maximum possible undistorted output. 
Once the integration in (11) has been performed 
numerically, the common-mode voltages given in (8)-(9) for 
interleaved/non-interleaved PWM may be computed.  Fig. 2 
also includes a curve for symmetric modulation with 
interleaving.  For the non-interleaved case, the common-mode 
voltage is affected by neither the sampling method nor the 
third-harmonic injection.  For the interleaved case, there is a 
slight increase in common-mode voltage at high modulation 
depths (greater than about 0.5).  Still, interleaving the PWM 
carriers substantially reduces common-mode voltage, by 
67.26% at zero modulation depth (as before) and by 26.19% at 
full modulation. 
By comparison, the methods discussed in [3] all have a 
common-mode voltage magnitude of 16  (normalized), or 
0.1667.  The common-mode voltage magnitude of interleaved 
PWM with uniform sampling and third-harmonic injection 
ranges from 0.2297 to 0.2794.  The methods of [3] are 
computationally intense and, in some cases, impractical.  Both 
approaches achieve the same output voltage range.  Given the 
ease of implementing interleaved uniform PWM, and its 
substantial improvement over conventional uniform PWM, 
few applications would require the additional complexity of 
the methods in [3] to further reduce common-mode voltage. 
IV. SIMULATION RESULTS 
The above method is easily implementable on a Texas 
Instruments TMS320F28335. Digital signal controllers 
(DSCs, also called digital signal processors or DSPs) in the 
2833x family include ePWM peripherals for enhanced 
pulsewidth modulation.  Each channel has its own time base 
from which two gate waveforms are generated, for the upper 
and lower IGBT of a leg.  Three channels are used for a 
conventional three-phase inverter, and the channels may be 
synchronized.  One register per channel determines the point 
in the carrier waveform to which the time base is reset when 
the synchronization pulse is received.  That is, one register per 
channel determines whether the channels are synchronized or 
interleaved.  This register is separate from the duty ratio and 
switching period registers, but must be coordinated with the 
switching period register in order to achieve the proper level 
of interleaving.  Typically, one channel is set as the master and 
the other two synchronize/interleave from that base. 
A simulation was constructed to model the interleaving 
method.  The inverter circuit was modeled with PLECS®1 
version 2.2.1.  A deadtime of 2.5 μs and conduction 
characteristics of an FS100R12KT4G module from Infineon 
were included.  The controller was modeled in Simulink®2.  
For all simulations, the switching frequency was set to 2 kHz 
and the modulating frequency was set to 60 Hz.  Fig. 3 shows 
the same results as Fig. 2, with simulated results indicated.  
The simulation follows the same trend, and agrees almost 
exactly with the predicted performance for conventional 
modulation.  For the interleaved variants, the simulated 
common-mode voltage is slightly higher than the prediction at 
high modulation depths.  The most likely explanation is that 
the deadtime interferes with the cancellation effect of the 
interleaving.  Deadtime compensation could be used to 
achieve the predicted performance.  Still, the worst-case 
                                                          
1 PLECS is a registered trademark of Plexim GmbH. 
2 Simulink is a registered trademark of The MathWorks, Inc. 
 
Fig. 3.  As in Fig. 2, with simulated results indicated by boxes 
(conventional), diamonds (symmetric interleaved with third 
harmonic), and triangl s (asym etric int rleaved without 
third har onic). 
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improvement (at a modulation depth of 1.0 with third-
harmonic injection) is 24.14%.   
V. EXPERIMENTAL VALIDATION 
An inverter was constructed to validate the simulations and 
calculations.  The controller was a TMS320F28335.  
Switching frequency was fixed at 2 kHz.  Linear volts-per-
hertz modulation with boost was used, with third-harmonic 
injection and symmetric uniform sampling.  The power stage 
was based on an Infineon FS100R12KT4G.  For these 
validation experiments, the bus voltage was fixed at 30.3 V 
and the load motor was a Baldor VM3554T (1½ hp, 4-pole) 
motor in low-voltage connection.  To find the common-mode 
voltage, all three line-to-negative-bus voltages were probed 
and averaged.  The dc offset was then subtracted to find the ac 
common-mode voltage applied to the motor. 
Fig. 4 shows typical waveforms for the interleaved and 
standard (non-interleaved) cases.  Here the modulation 
frequency was 46.665 Hz and the modulation depth was 0.84.  
As in the simulation (Fig. 1), the neutral voltage in the 
interleaved case is usually at ±1/6 of the bus voltage, with 
occasional pulses to ±1/2 of the bus voltage.  For the non-
interleaved case, the neutral voltage is at ±1/2 of the bus 
voltage for a significant fraction of the time. 
Fig. 5 compares the computed results to the experimental 
results.  At high modulation depths, the experimental 
common-mode voltage is actually slightly less than expected.  
One possible explanation is that the modulation frequency was 
lower in the experiment than in the computation.  Another 
possible factor is the lack of stiffness in the bus voltage.  
Interleaving reduced common-mode voltage by 63.7%, 
56.8%, and 39.2% at modulation frequencies of 10 Hz, 30 Hz, 
and 46.665 Hz, respectively.  The largest common-mode 
voltage with interleaving was only 5.68 V, or 18.8% of the bus 
voltage. 
Fig. 6 shows fast Fourier transform (FFT) results for the 
30 Hz case.  In both standard and interleaved PWM, there is 
some common-mode content at the fundamental and third 
harmonic of the modulation frequency, possibly due to power 
supply variations.  Subharmonics (between 90 Hz and 1 kHz) 
are more pronounced in standard PWM.  Interleaving nearly 
eliminates the fundamental of the switching frequency, 
although the sidebands (switching frequency plus multiples of 
the modulation frequency) and second harmonic are more 
pronounced. 
VI. CONCLUSIONS 
A simple method for achieving significantly reduced 
common-mode voltage in a three-phase inverter was analyzed, 
 
Fig. 4.  Example neutral voltage waveforms for interleaved 
(top) and conventional (bottom) PWM.  Modulation 
frequency was 46.665 Hz with a depth of 0.84. 
 
 
Fig. 5.  Comparison of experimental neutral voltage to 
computed neutral voltage.  Symmetric uniformly-sampled 
PWM with third-harmonic injection was used. 
 
Fig. 6.  FFT of neutral voltage for standard (non-interleaved) 
and interleaved PWM methods.  Modulation frequency of 
30 Hz, modulation depth of 0.56. 
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demonstrated through simulations, and validated with an 
experiment.  The method relies on interleaving the carrier 
waves of the three phases.  The advantage of the new method 
ranges from a low of 26% reduction at full modulation with 
symmetric uniform PWM and third harmonic injection, to a 
maximum of 67% reduction at zero modulation depth.  No 
additional computations are needed beyond conventional sine-
triangle type uniform PWM.  Existing digital hardware in 
readily available DSCs/DSPs easily implements the 
interleaving.  The improvement varies based on the 
modulating function and sampling method, but remains 
substantial regardless.  If motor control code is already written 
for such a DSC with sine-triangle PWM, then the change 
amounts to two lines of code that change two registers during 
initialization.  Experimental results agree well with the 
predicted performance and validate the approach. 
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